Page 1 of 2 Searching PAJ

## PATENT ABSTRACTS OF JAPAN

(11)Publication number: 2000-293986

(43) Date of publication of application: 20.10.2000

G11C 11/409 (51)Int.Cl.

(21)Application number: 11-101011 (71)Applicant: NEC CORP


(72)Inventor: MATANO TATSUYA (22)Date of filing: 08.04.1999

## (54) SEMICONDUCTOR MEMORY

## (57)Abstract:

PROBLEM TO BE SOLVED: To provide a semiconductor memory that speed of amplification of a sense amplifier, speed of pre-charge operation of a bit line and a sense amplifier section can be increased even if voltage of a semiconductor memory is made lower.

SOLUTION: A transistor Q13 of bit line pre-charge circuit P11, a transistor Q14 of a sense amplifier driving line precharge circuit 14, a transistor Q12 driving a sense amplifier driving line SAN are constituted of transistors having a lower threshold value than a normal value, at the time of activation of a sense amplifier, negative voltage is applied to a transistor Q11 driving a circuit P11, a circuit P14, and the sense amplifier driving line SAP, and internal power source voltage is applied to the transistor Q12 driving SAN, and speed of amplification of a sense amplifier is increased. At the time of non-activation of a sense amplifier, internal power source voltage is applied to the



## LEGAL STATUS

[Date of request for examination] 24.03.2000

circuit P11. the circuit P14, and the Q11 driving SAP, and negative voltage is applied to the Q12 driving the SAN.

[Date of sending the examiner's decision of

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3319427 [Date of registration] 21.06.2002

[Number of appeal against examiner's decision of rejection]

Searching PAJ Page 2 of 2

[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]